

# Foreword

As size of logic circuit design gets larger, efficient reuse of design property has become extremely important. The design property, which is also called IP (Intellectual Property), is essential technology to realize System-on-a-Chip.

The organization called VSI (Virtual Socket Interface) is now trying to commonize IP to enable us to structure a system by purchasing IP from multiple vendors that a large-scale system can easily be integrated into a single chip. Therefore, a circuit, which is larger than conventional ones, can be designed within the similar timeframe.

Software IP is described in RTL (Register Transfer Level) by using mainly HDL (Hardware Description Language). By having IP described in RTL, changes can easily be made to the HDL description. Also, in the parameterized descriptions, a circuit can easily be changed according to the object of an application.

These software IP are realized in gate level circuits at the end by using logic synthesis tools and by specifying design constraints and technology. The design constraint includes specification of timing condition, area, and operation environment etc. as the required circuit performance. If the constraint given at the time of synthesis is not appropriate, the circuit may be synthesized incorrectly and therefore it becomes unlikely to meet the target performance. If description is not appropriate, it will also become hard to meet the target performance.

This Design Style Guide defines the design style to proceed with HDL design based on the IP reuse method. Commonizing design style enables design methods such as description style, synthesis and verification, which differ in each designer, to be commonized. Therefore, designers other than the original author can modify descriptions or improve readability to facilitate understanding.

The Design Style Guide bases on the knowledge of syntax rules on Verilog-HDL syntax regulations. Please refer to IEEE1364 Verilog Hardware Description Language Reference Manual or other Verilog-HDL manuals for Verilog-HDL syntax regulations. Logical circuit design here subjects to the verification by simulator supporting Verilog-HDL and the usage of logic synthesis tools. For these, please refer to the manual of each tool.

The languages used for logic circuit design includes Verilog-HDL and VHDL. The design style guide is based on Verilog-HDL. Please refer to the style guide VHDL version for VHDL.

The Design Style Guide aims at facilitating IP propagation based on generalized rules of logic synthesis design with Verilog-HDL (or VHDL), which are applied in various Japanese semiconductor companies and electronic manufacturers. Semiconductor Technology Academic Research Center (STARC) compiled opinions of participating companies that IP Reuse Subcommittee agreed upon to document the Design Style Guide. I would like to thank the members of Semiconductor Technology Academic Research Center who made substantial contributions to the content of the Design Style Guide.

February 1, 2002  
Hiroyasu Hasegawa  
hd Lab, inc.

## For the Design Style Guide 2002

The Design Style Guide has been updated once a year to respond to technological innovation. The Design Style Guide 2002 substantially includes contents, which were deferred in the first version, the Design Style Guide 2001. We have also enhanced the explanation part to deepen the readers' understanding. Consequently it has about twice as many pages as the 2001 version. The main revised points are as follows.

- [1] "3.3 Design for Test(DFT)" in Section 3 includes the detailed regulations and explanations about what kind of considerations is necessary as logic circuit design for the "design for testability" of LSI foundry test. (9 clauses including 37 new items)
- [2] As appendix, the usage methods and the know-hows of the logic synthesis tools, that are Design Compiler by Synopsys, Inc., and Build Gates by Cadence Design Systems, Inc., are added.
- [3] We have added explanations on low power consumption design in 3.4 Low-power Consumption Design and the usage method of CVS, a version management tool in 3.5.7 - 3.5.9, in Section 3. (14 new items) .
- [4] The levels of each items have been changed from "mandatory", "prohibited", "recommended", "caution" and "reference" to "mandatory", "recommended 1", "recommended 2", "recommended 3" and "reference" to clarify each item.
- [5] Each item has been reviewed in other than 3.3, 3.4 and 3.5.7 in Section 3 deleting 14 items and adding 27 items. 59 items among existing items have been modified. Explanation in each item was modified accordingly.
- [6] The explanation part regarding the verification method of the cause for the different result between simulators has been substantially modified and added.
- [7] The explanation of simultaneous RAM regarding clock tree synthesis has been substantially modified.

The Design Style Guide consists of the following sections.

“Section 1: Basic Design Constraints” introduces basic design constraints, which should be considered when starting design, that are naming conventions, design style, clock design, considerations for synchronous design and asynchronous design, and the way of thinking for hierarchy design.

“ Section 2: RTL Description Techniques ”introduces the basic RTL description style necessary to create RTL description by Verilog-HDL, including the description style of combinatorial circuits and sequential circuits. How to use *always construct*, *function statement*, *if statement* and *case statement* etc., is also explained.

“ Section 3: RTL Design Methodology ”on the assumption of circuit partitioned design, introduces the creation method of the function library, IP parameterization, design for test, low power consumption design and design data management. By following this design method, IP reusability will be improved.

“ Section 4: Verification Techniques ”introduces the techniques to execute simulation; parameterization to describe test bench, task usage and procedure of verification.

As an appendix, “ A-5 Logical synthesis by Design Compiler ”introduces the usage method and the know-hows of the logic synthesis tools.

The remarks used in this document are categorized as follows.

Remarks	Contents
mandatory	Items, which should always be followed
recommend 1	Items, which should be followed, but will not cause problem if appropriate counter measures are taken.
recommend 2	Recommended design style itmes regarding issues on circuit quality, readability and the usage of various tools.
recommend 3	Recommended styles, but strict observation is not required. Cautions are needed, however.
reference	Reference items of design know-how, which are better to know

# Table of Contents

Chapter 1 Basic Design Constraints .....	1
1.1. Naming conventions .....	2
1.1.1. Basic naming conventions .....	2
1.1.2. Naming conventions of circuit and pin names should be considered by the hierarchy ....	6
1.1.3. Give meaningful names for signals .....	10
1.1.4. Naming conventions of include file, parameter and define (differ from VHDL) .....	12
1.1.5. Give register output names that suggest clocks or registers .....	14
1.2. Synchronous design .....	16
1.2.1. Clock synchronous design .....	16
1.3. Initial reset .....	17
1.3.1. Use asynchronous reset for initial reset .....	17
1.3.2. Reset line hazards .....	22
1.3.3. Be careful about external noise on an initial reset signal .....	23
1.4. Clocks .....	25
1.4.1. Modularizing clock generation circuits .....	25
1.4.2. Use clock tree synthesis for clock balancing .....	26
1.4.3. Gated clocks should be used with special care .....	28
1.4.4. Multiple clock systems .....	30
1.5. Handling of asynchronous circuits .....	32
1.5.1. Consider meta stable in signals between asynchronous clocks .....	32
1.5.2. Use memory in transfers between asynchronous same-period clocks .....	38
1.5.3. Guaranteeing setup/hold and margin for synchronous RAM .....	39
1.6. Hierarchical design .....	41
1.6.1. Consider limitations based on hierarchical scale .....	41
1.6.2. Make basic block FF output & combinational circuit input .....	44
1.6.3. Follow sub-block (the levels below basic clocks) constraints .....	45
1.6.4. Do not insert gates into upper levels of basic blocks .....	47
1.6.5. Separate the data path section from the controller .....	49
1.6.6. Designate buffer outputs in upper levels with 200,000 ore more gates .....	51
Chapter 2 RTL Description Techniques .....	1
2.1. Combinational logic .....	2
2.1.1. Use the always construct and function statements correctly (Verilog only) .....	2
2.1.2. Define combinational circuits using the function statement (Verilog only) .....	5
2.1.3. In a function statement , be careful to check arguments and bit width .....	7
2.1.4. Instructions for equation level descriptions (differs from VHDL) .....	9
2.1.5. Use conditional operator ((A)?B:C) only once (Verilog only) .....	12
2.1.6. Specifying the range of an array .....	14
2.2. always construct description in combinational logic .....	16
2.2.1. Avoid the risk of generating latches .....	16
2.2.2. Define every input signal in an always construct in the sensitivity list .....	18
2.2.3. Initial value description in always constructs (Verilog only) .....	20
2.3. FF inferences .....	24

2.3.1. Unify the description style of FF inferences .....	24
2.3.2. Circuits will vary with non-blocking and blocking assignment statements (Verilog only) .....	28
2.3.3. Do not mix descriptions that have different edges .....	30
2.3.4. Do not specify an initial FF value in a description (differs from VHDL) .....	31
2.3.5. Do not describe to generate FFs having fixed input values .....	32
2.3.6. Do not mix FF inference with asynchronous resets and without .....	33
2.4. Latch inference .....	35
2.4.1. Clearly distinguish a latch inference from a combinational circuit .....	35
2.5. Tri-state buffers .....	38
2.5.1. Make a block for a tri-state buffer .....	38
2.5.2. Consider high-impedance propagation in tri-state bus .....	43
2.6. always construct description that takes circuit structure into account .....	44
2.6.1. Describe taking the circuit structure into account .....	44
2.6.2. Avoid defining multiple output signals in a single always construct .....	47
2.7. if statements .....	50
2.7.1. if statements create prioritized circuits .....	50
2.7.2. Reduce conditional expression of if statement with the same contents .....	52
2.7.3. Decrease the number of if statement nests .....	54
2.7.4. Always surround multiple statements using block statements (begin-end) (Verilog only) .....	56
2.8. case statements .....	57
2.8.1. case statements facilitate decoder/encoder description .....	57
2.8.2. Divide using if statement, etc. to avoid creating large tables .....	59
2.8.3. Use default clauses .....	61
2.8.4. Do not use complex casex statements (Verilog only) .....	64
2.8.5. Description relying on parallel_case is prohibited (Verilog only) .....	66
2.8.6. Beware of nesting that if statements and case statements coexist (2.8.4 in the VHDL version) .....	68
2.9. for statements .....	70
2.9.1. Do not use for statement for other than simple repeating statements .....	70
2.9.2. Limiting loop-variable operation in for statements .....	71
2.10. Operator description .....	73
2.10.1. Order of operators and assignment of X .....	73
2.10.2. Efficient description using logical operation expressions (Verilog only) .....	77
2.10.3. Match the bit width of the left side and the right side (Verilog only) .....	78
2.10.4. Take note of the different data types between the left and right sides(Verilog only) .....	81
2.10.5. Do not share resource in speed critical circuits .....	83
2.10.6. Notes on arithmetic operations .....	85
2.10.7. Take share items out of conditional branches .....	88
2.11. State machine description .....	89
2.11.1. Use Mealy type and Moore type descriptions properly .....	89
2.11.2. Isolate state machine circuits .....	92
2.11.3. Separate FF inference and case statements .....	94
2.11.4. Consider the state allocation .....	95



4.1.2. Use basic test vector descriptions .....	3
4.1.3. Note input signal timing .....	5
4.1.4. Avoid assigning from multiple initial constructs (differ from VHDL) .....	7
4.1.5. Describe on a clock edge basis .....	8
4.1.6. Set the cycle using parameters .....	10
4.1.7. Define a signal for each clock in a multiple clocks design .....	11
4.1.8. Description where the results do not different due to the simulators (differ from VHDL) .....	12
4.1.9. Simulation between asynchronous clocks .....	19
4.1.10. Use handshakes when the process cycle count is unclear .....	21
4.1.11. Output simulation results to a file .....	24
4.2. Task description .....	25
4.2.1. Describe using tasks to provide structure .....	25
4.2.2. Describe function operations using tasks .....	26
4.2.3. Pay due attention to task I/O arguments (differ from VHDL) .....	30
4.3. Verification Process .....	32
4.3.1. Making verification flow .....	32
4.3.2. Create test specifications .....	34
4.3.3. Create a simulation checklist .....	39
4.3.4. Clarify simulation results .....	44
4.3.5. Compare the expected value files with the simulation results .....	46
4.3.6. Simulating while comparing with the expected values .....	47
4.3.7. Efficient verification using a behavior model .....	50
4.3.8. Verification methods for large-scale design .....	53
4.3.9. Separate the function verification patterns and fault detection patterns .....	55
4.3.10. Verification method using random function .....	56
4.3.11. Efficient debugging by embedding descriptions using 'ifdef (Verilog only) .....	58
4.4. Gate level simulation .....	59
4.4.1. Gate level simulation problems .....	59
4.4.2. Inconsistencies can occur between RTL and at gate level with the propagation of X.....	62
4.4.3. Beware of malfunctions caused by the timing .....	65
4.4.4. Other causes of mismatches between RTL and gate level .....	66
4.5. Static timing analysis .....	68
4.5.1. Key points of static timing analysis .....	68
4.5.2. Circuit design according to static timing analysis .....	71
A. Appendix	
A-5 Logic Synthesis by DesignCompiler .....	1
5.1. dc_shell basic commands .....	2
5.1.1. Command script example .....	2
5.1.2. read command (reading design) .....	4
5.1.3. current_design command (design specification) .....	6
5.1.4. set_operating_conditions command (specify operating conditions) .....	6
5.1.5. set_wire_load_model command (wire load model specification) .....	8
5.1.6. The create_clock command (clock definition) .....	10

5.1.7. set_input_delay, set_output_delay (input, output delay setting) .....	12
5.1.8. The set_driving_cell command (drive strength setting of input port connection) .....	14
5.1.9. The set_load command (set output port load) .....	16
5.1.10. The set_max_area command (set area constraints) .....	17
5.1.11. The compile command (logic synthesis and circuit optimization) .....	18
5.1.12. The report command group (synthesis results report) .....	19
5.1.12.1. report_timing .....	19
5.1.12.2. report_constraint .....	21
5.1.12.3. report_reference .....	23
5.1.12.4. report_area .....	24
5.1.13. The write command (saving a design, generating a netlist) .....	24
5.1.14. The check_design command .....	25
5.2. dc_shell advanced commands .....	26
5.2.1. Setting the hold time guarantee .....	26
5.2.2. Hierarchical synthesis (uniquify, set_dont_touch, ungroup, compile -inc) .....	30
5.2.2.1. uniquify .....	30
5.2.2.2. set_dont_touch .....	31
5.2.2.3. ungroup .....	31
5.2.2.4. Hierarchical synthesis (compile -incremental_mapping) .....	32
5.2.2.5. set_clock_transition .....	33
5.2.2.6. remove_unconnected_ports .....	34
5.2.3. Flatten (set_flatten) .....	35
5.2.4. Structuring (set_structure) .....	36
5.2.5. The group_path command .....	37
5.2.6. set_false_path .....	39
5.2.7. set_multicycle_path .....	40
5.2.9. fanout, capacitance, transition .....	41
5.2.8. write_script, write_sdf .....	41
5.2.10. Variable of Design Compiler better to be specified .....	43
5.3. Basic principles of Synthesis .....	45
5.4. Script examples .....	48
5.4.1. Area optimization .....	48
5.4.2. Speed optimization .....	49
5.4.3. Circuit synthesis consisting of only combinatorial circuit .....	54
5.4.4. Multiple clock optimization .....	55
5.4.5. Hierarchical optimization and its concept .....	59
5.5. characterize optimization .....	63
5.6. Circuit synthesis including operators .....	66
5.7. 2001.08 performance and comparison with past versions .....	69
5.7.1. Improving performance in execution speed .....	69
5.7.2. Improving speed performance .....	70
5.7.3. Performance degradation by if statements and case statements .....	71
5.7.4. New functions in 1998.03 through 2001.08 .....	74
5.7.4.1. Operating environment MAX, MIN support (useful) .....	74
5.7.4.2. Time budgeter (useful but rarely used) .....	74
5.7.4.3. Selecting implementation (cla, rpl) when compile -nc is specified (caution) .....	76

5.7.4.4. Taking TNS (Total Negative Slug) and subsequent delay paths into account (caution) .....	76
5.7.4.5. The new boolean optimization function (useful but not effective) .....	76
5.7.4.6. Multi-bit cell support (unnecessary) .....	77
5.7.4.7. set_simple_compile_mode (from 1999.05, updated in 2000.11) .....	78
5.7.4.8. compile_top (from 1999.05) .....	78
5.7.4.9. propagate_constraints (1999.05) .....	79
5.7.4.10. ACS compile (2000.05 or later) .....	79
5.7.4.11. case_analysis (2000.11 or later) .....	80
5.7.4.12. clock_gating (2000.11) .....	81
5.7.4.13. set_isolate_ports (2001.08) .....	81

SAMPLE

## 3.3.1. Clocks and Resets for DFT

[1] The clocks must be directly controllable from external input ports	mandatory
[2] When there are two selectable clock systems, one clock system must be selected throughout testing	mandatory
[3] The output of random logic should not be used as a clock	recommend 1
[4] The reset for the FFs must be directly controllable from an external input port	mandatory

## Explanation

When inserting scans, the most important consideration is to structure the circuitry so that the scan shift is performed safely during the scan test. A circuit structure wherein the scan shift is performed safely is a circuit structure wherein the clock pins of all FFs connected to the scan path at the time of the scan shift can be controlled directly from an external input port, and where none of the asynchronous set or reset signals for any of the FFs connected to the scan path will become active during the scan shift. If each circuit structure is one wherein an asynchronous set or reset signal becomes active during the scan shift, the data in the FF will be lost during the scan shift (i.e., the FF will be set or reset during the scan shift), meaning that the data will not be shifted as it should. Because of this, it is necessary to structure the circuit so that the asynchronous set and reset signals will be inactive during the scan shift.

## \* The clocks must be directly controllable from external input ports

In order to insert scans, it must be possible to control the clock pins of the FFs from an external input port during the scan test. If it is not possible to control directly the clock pins of the FFs from an external input port, then the scan insert tool will exclude the affected FFs from the scan. Note also that it will be difficult to detect faults using the ATPG tool for any parts for which scans have not been inserted.




Figure 3-3 Examples of internally generated clocks, clocks that cannot be controlled directly, and PLLs

FFs wherein the clock lines are gated, and FFs where, as is shown at the top of Figure 3-3, the output of a FF is connected to a FF clock pin, will be excluded from the scan. In such cases, it is necessary, for example, to switch the clock lines during the scan test so that they can be controlled directly from an external input port. Note that it is also not possible to insert scans when the output of a hard macro within the LSI acts as a clock. PLLs and DLLs are used as clock generator macros in LSIs. These macros usually have test ports such as shown by the bottom figure of Figure 3-3 so that the reference clock that is input into the PLL when in test mode is output without modification to the clock lines. If PLLs or DLLs not equipped with this type of switching circuitry are used, the designer will have to insert circuitry to switch to an external clock.

When it comes to “the clock must be directly controllable from an external input port”, see “3.3.5.DFT in Clock Lines” for specific measures to be taken.

- \* When there are two selectable clock systems, one clock system must be selected throughout testing  
 Even if the clocks can be controlled from an external input port, if, as shown in Figure 3-4, it is possible to switch between two clocks, it will still not be possible to insert a scan. A test signal to control the select signal for the selector as shown in the figure must be used so that, during testing, the same clock will be selected throughout the entire process.




Figure 3-4 DFT for circuits wherein there are two selectable clock systems

- \* The output of random logic should not be used as a clock




Figure 3-5 The output of random logic should not be used as a clock

As is shown in Figure 3-5, if the output of random logic is to be used as a clock, insert a selector at the final output of the random logic to make it possible to select an external clock.

The technique for using AND gates, OR gates, or selectors in clock lines is described in “3.3.5. DFT in Clock Lines”.

- \* The reset for the FFs must be directly controllable from an external input port

In addition to paying attention to the clock systems when inserting scans, the designer must also pay attention to the reset lines. DFT for reset lines requires that they be structured so that no reset is applied to the FF during the scan shift, which would cause it to lose its data. While it is possible to insert scans even in cases where test signals, etc., are used to force the reset lines within the LSI to be inactive, doing so will make it impossible for the ATPG tool to detect faults in the reset lines. As a result, it is necessary for the reset lines to be directly controllable from external input ports.




Figure 3-6 Internally generated resets and circuitry wherein there is no direct control from an external input port

As is shown on the left-hand side of Figure 3-6, when the output of a FF is connected to the reset pin of a FF, the FF will be excluded from scanning. In addition, in the right-hand figure in Figure 3-6, it is possible to disable the reset for the FF by tying RST\_X to '1' and thus it is possible to insert a scan. However, in such cases, faults in the reset lines of the FF cannot be checked. As a result, it is necessary to make it possible to control these circuits from external input ports.

While generally resets are synchronized by inserting multiple stages of FFs as countermeasures for noise or timing problems, in such cases the resets cannot be controlled directly from an external port, and thus measures such as described above are required. The various problems pertaining to resets are described in “3.3.6.DFT in Reset Lines”.